Hardware-assisted Security: From Trust Anchors to Meltdown of Trust

Ahmad-Reza Sadeghi
Technische Universität Darmstadt &
Intel Collaborative Research Institute for Collaborative & Resilient Autonomous Systems

Historical Overview: Deployed Systems



Computer security
Mobile security
Smart card security

Deployed HW-Assisted Security Technologies



Deployed HW-Assisted Security Technologies




Fantastic


Sad


Very Sad


Complicated?


Total Disaster

Historical Overview: Research

On-board Credentials (ObC)

AEGIS

HardBound

Bastion

ObC

Sancus

HAFIX

TyTAN

TrustLite

Sanctum

SMART

Trusted Execution
Security Extensions

HW-Assisted Security Technologies: Research




Fantastic


Almost Optimistic


Sad


Complicated?


Total Disaster

We Need Change of Culture!

Today's Systems: Attack Surface



Goal: Self-Contained Security



- Isolated execution
- Platform integrity
- Secure storage
- Device identification
- Device authentication capabilities

CYSEC
Cybersecurity
TU Darmstadt

Intrinsic Security Primitives: The PUF Myth

Summer School on real-world crypto and privacy, Šibenik (Croatia), June 11–15, 2018

Physically Unclonable Functions (PUFs)



Challenge c

Response r

Device

Physically Unclonable Function
(noisy function based on physical properties)

Hardware Fingerprint
(unique intrinsic identifier)



Inherently Unclonable

Due to unpredictable randomness during manufacturing of tag

Infeasible to predict

Challenge/response behavior is pseudo-random

Tamper-evident

Tampering with the PUF hardware changes challenge/response behavior

CYSEC
Cybersecurity
TU Darmstadt

SELECTED PUFs

2001

- **Optical PUF** [P.Ravikanth, 2001]

2002-2004

- **Arbiter PUF & RO-PUF** [Gassend et al., CCS'02]
- **Feed-Forward A-PUF** [Lee et al., VLSIC'04]

2006

- **Coating PUF** [Tuyls et al., CHES'06]

2007

- **SRAM PUF** [Guajardo et al., CHES'07][Holcomb et al., RFIDSec'07]
- **Latch PUF** [Su et al., ISSCC'07]
- **XOR A-PUF** [Suh et al., DAC'07]

2008

- **Flip-Flop PUF** [Kumar et al., WiSec'08]
- **Butterfly PUF** [Su et al., HOST'08]
- **Lightweight PUF** [Majzoobi et al., ICCAD'08]

unique
www.unique-project.eu

2010-2011

- **Glitch PUF** [Anderson et al., ASP-DAC'10]
- **Flash PUF** [Prabhu et al., ICTTC'11]
- **Current-based PUF** [Majzoobi et al., ISCAS'11]
- **Bistable Ring PUF** [Chen et al., HOST'11]

EU UNIQUE Project

2012-2013

- **Buskeeper PUF** [Simons et al., HOST'12]
- **DRAM PUF** [Rosenblatt et al., SSC'13]
- **Subthreshold Current PUF** [Kalyanaraman et al., HOST'13]

2014-2015

- **Bitline PUF** [Holcomb et al., CHES'14]
- **Processor-based PUF** [Kong et al., DAC'14]
- **Current Mirrors PUF** [Kumar et al., HOST'14]
- **Voltage Transfer PUF** [Vijaykumar et al., DATE'15]

2016-now

- **MEMS PUF** [Willers et al., CCS'16]
- **Row Hammer-PUF** [Schaller et al., HOST'17]
- **MXPUF** [Nguyen et al., eprint'17]
- **Monte Carlo PUF** [Rožić et al., FPT '17]

- Memory-based PUFs
- Delay-based PUFs
- Other PUFs

PUFs: Main Categories

Memory-based PUFs

SRAM PUF
[Guajardo et al., CHES'07]
[Holcomb et al., RFIDSec'07]

Flip-Flop PUF
[Kumar et al., WiSec'08]

DRAM PUF
[Rosenblatt et al., SSC'13]

Row Hammer-PUF
[Schaller et al., HOST'17]

Power-on



The output is based on the state of memory cells after a power cycle

Delay-based PUFs

Arbiter PUF & RO-PUF
[Gassend et al., CCS'02]

Feed-Forward A-PUF
[Lee et al., VLSIC'04]

XOR A-PUF
[Suh et al., DAC'07]

Lightweight PUF
[Majzoobi et al., ICCAD'08]



The output determined by the faster path

Example: Arbiter PUF



Pair of identically designed delay lines

- Ideally both paths have the same delay
- Arbiter determines signal arrives first
- Challenge dependent switches
- Different delay paths by switches



Manufacturing variations affect delay lines

- Either of the two paths will be faster
- One bit response at signal arrival

CYSEC
Cybersecurity
TU Darmstadt

How Good are PUFs in Practice?

PUF Security in Practice

Memory-based PUFs

SRAM PUF
[Guajardo et al., CHES'07]
[Holcomb et al., RFIDSec'07]

1	0	1	/	0	1
0	0	1	0	/	/
1	1	/	1	0	0
1	0	0	0	0	/
0	1	0	1	/	1
0	/	/	0	0	/

Physical Attacks

[Oren et al., CHES'13]
[Helfmeier et al., HOST'13]

Delay-based PUFs

Arbiter PUF
[Gassend et al., CC'04]

Linear Behavior!



Modeling Attacks

[Lee et al., VLSIC'04]

XOR A-PUF
[Suh et al., DAC'07]

Add non-linear funcions

Modeling Attacks

[Ruhrmair et al., CCS'10]
[Becker, CHES'15]

Memristor A-PUF
[Suh et al., DAC'15]

Add non-linear components



Physical Attacks

[Merli et al., WESS'11]
[Tajik et al., CHES'14]
[Rührmair et al., CHES'14]

SELECTED ATTACKS & ANALYSIS



Example: Arbiter PUF

Goal: Recovering the values of the wire delays inside the switch boxes



Physical Attacks
(Semi-invasive/Side-channel)

CRPs ≈ 10^2

Modeling Attacks
(Machine Learning)

CRPs ≈ 10^3 - 10^6

Arbiter PUF on a Complex Programmable Logic Device (CPLD): Backside View



Physical Attacks: Example: [Tajik et al., CHES'14]



Physical Attacks: Example: [Tajik et al., CHES'14]



Physical Attacks: Example: [Tajik et al., CHES'14]



Physical Attacks: Example: [Tajik et al., CHES'14]



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u									
W_l									

Physical Attacks: Example: [Tajik et al., CHES'14]



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u	v_1								
W_l	u_1								

Physical Attacks: Example: [Tajik et al., CHES'14]



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u	v_1	v_2							
W_l	u_1	u_2							

Physical Attacks: Example: [Tajik et al., CHES'14]



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u	v_1	v_2							
W_l	u_1	u_2							

Physical Attacks: Example: [Tajik et al., CHES'14]

Characterize each switch box in the Arbiter PUF by calculating the delay differences for upper and lower paths



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u	v_1	v_2							
W_l	u_1	u_2							

Physical Attacks: Example: [Tajik et al., CHES'14]

Characterize each switch box in the Arbiter PUF by calculating the delay differences for upper and lower paths



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u	v_1	v_2							
W_l	u_1	u_2							

Physical Attacks: Example: [Tajik et al., CHES'14]

Characterize each switch box in the Arbiter PUF by calculating the delay differences for upper and lower paths



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u	v_1	v_2							
W_l	u_1	u_2							

Physical Attacks: Example: [Tajik et al., CHES'14]

Characterize each switch box in the Arbiter PUF by calculating the delay differences for upper and lower paths



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
W_u	v_1	v_2							
W_l	u_1	u_2							

Beyond CMOS-based PUFs

CMOS-based PUFs exhibit linear behavior => vulnerable to machine learning

One Solution: Add components with non-linear behavior to complicate/escape machine learning attacks, e.g., Memristors

Memristors ∞ ⊢

- A resistor that changes it resistance as voltage is applied
- Applications:
  - Oscillators
  - Learners (Neural Networks)
  - Memories
  - PUFs!
- The top (bottom) figure shows Current-Voltage charcteristics of a memristor (resistor)



CMOS-based APUF vs. Memristor-based APUF



CMOS-based APUF vs. Memristor-based APUF



CMOS-based Arbiter PUF: Voltage at the upper path



Memristor-based Arbiter PUF: Voltage at the upper path

Conclusion

- Many PUF designs, no unified security model
- Several successful attacks
  - Non-destructive physical attacks
  - Modeling attacks
- Designing secure PUFs is challenging?
  - What are the costs?
- PUFs based on advanced memory technologies
  - E.g., Memristors

CYSEC
Cybersecurity
TU Darmstadt

Our Current Work: Framework for Evaluation of Memristor-based PUFs

Framework for Evaluation of Memristor-based PUFs



CYSEC
Cybersecurity
TU Darmstadt

Integrated Security Devices: The TPM Promise



Summer School on real-world crypto and privacy, Šibenik (Croatia), June 11–15, 2018

Trusted Computing

- Authenticated Boot and Attestation



Trusted Computing

- Authenticated Boot and Attestation



Example: IBM Integrity Measurement Architecture (IMA)

Trusted Computing

- Authenticated Boot and Attestation



Summary: TPM-based Trusted Computing

TPM assumptions and shortcomings

- Binary hashes express trustworthiness of code
  - Runtime attacks (e.g., code reuse) undermine this assumption
- Unforgeability of measurements
  - TPM 1.2 uses deprecated SHA1
- Protection against software attacks only
  - Hardware attacks on TPM

CYSEC
Cybersecurity
TU Darmstadt

Our Current Work: Control-Flow Attestation

Ongoing Work: Towards Run-time Attestation

- Control Flow Attestation [Davi et al, CCS 2016 & DAC 2017]

Verifier

Challenge

Prover

Memory

App A

Offline: Control-Flow Graph (CFG) Analysis & Path Measurement

Online: Runtime Validation



P^*_x P^*_2



LP_1

P_1 P_2

Measurement Database



Processor

Attestation Engine

Controller

Hash

Resilient to memory attacks

CYSEC
Cybersecurity
TU Darmstadt

Trusted Execution Environment (TEE)

ARM TrustZone

Assumptions:

- Apps in Secure World are trustworthy
- Normal World cannot influence Secure World



IMEI: International Mobile Equipment Identifier

ARM TrustZone

- Subsidy Lock
- IMEI Protection

Android
- Full-Disk Encryption (FDE)
- Samsung KNOX
  - Secure-I/O, Attestation
  - Real-time Kernel Protection (TIMA)

iOS
- Device Encryption
- Touch ID, Apple Pay

Assumptions:

- Apps in Secure World are trustwor
- Normal World cannot influence Se



DRM
- Netflix
- Spotify
- Widevine

IMEI: International Mobile Equipment Identifier

ARM TrustZone

Assumptions:

- Apps in Secure World are trustworthy
- Normal World cannot influence Secure World



IMEI: International Mobile Equipment Identifier

ARM TrustZone

Assumptions:

- Apps in Secure World are trustworthy
- Normal World cannot influence Secure World



- Reflections on trusting TrustZone [Dan Rosenberg, BlackHat US, 2014]
- Attacking your Trusted Core [Di Shen, BlackHat US, 2015]
- Breaking Android Full Disc Encryption [laginimaineb from Project Zero, 2016]

IMEI: International Mobile Equipment Identifier

Summary: ARM TrustZone

- ARM TrustZone – Outdated?
  - Deployed for almost two decades
- Trusted computing for vendors and friends only
  - No access for app developer
- Many attacks have been shown over the last years

- On the positive side
  - Secure I/O

CYSEC
Cybersecurity
TU Darmstadt

Our Current Work: "Arbitrary" Number of TEEs in Normal World on ARM TZ

Intel Software Guard Extensions (SGX)



Intel Software Guard Extensions (SGX)



SGX (Adversary) Model



NIC: Network Interface Controller
MMU: Memory Management Unit

SGX (Adversary) Model



NIC: Network Interface Controller
MMU: Memory Management Unit

CYSEC
Cybersecurity
TU Darmstadt

Run-time Attacks Inside the Enclave

SGX SDK and The Guard's Dilemma



[Biondo et al., USENIX Sec. 2018]

SGX SDK and The Guard's Dilemma



[Biondo et al., USENIX Sec. 2018]

SGX SDK and The Guard's Dilemma



[Biondo et al., USENIX Sec. 2018]

SGX SDK and The Guard's Dilemma



[Biondo et al., USENIX Sec. 2018]

SGX SDK and The Guard's Dilemma



[Biondo et al., USENIX Sec. 2018]

SGX SDK and The Guard's Dilemma



[Biondo et al., USENIX Sec. 2018]

CYSEC
Cybersecurity
TU Darmstadt

Leakage in Intel's SGX

Summer School on real-world crypto and privacy, Šibenik (Croatia), June 11–15, 2018

Page Fault Attacks on SGX

Granularity: page 4K, good for big data structures



EPC: Enclave Page Cache
PT: Page Tables
PF: Page-Fault

Page Fault Attacks on SGX

Granularity: page 4K, good for big data structures



EPC: Enclave Page Cache
PT: Page Tables
PF: Page-Fault

Page Fault Attacks on SGX

Granularity: page 4K, good for big data structures



EPC: Enclave Page Cache
PT: Page Tables
PF: Page-Fault

Page Fault Attacks on SGX

Granu

OS

CPU

RAM



EPC: Enclave Page Cache
PT: Page Tables
PF: Page-Fault

Page Fault Attacks on SGX

Granu

OS

CPU

RAM

Original

Recovered



Single-trace RSA key recovery from RSA key generation procedure of Intel SGX SSL via controlled-channel attack on the binary Euclidean algorithm (BEA)

[Weiser et al., AsiaCCS'18]

[Xu et al., IEEE S&P'15]

EPC: Enclave Page Cache
PT: Page Tables
PF: Page-Fault

Cache Attacks on SGX: Hack in The Box



Cache Attacks on SGX: Hack in The Box



Cache Attacks on SGX: Hack in The Box



CYSEC
Cybersecurity
TU Darmstadt

Side-Channel Attacks Basics: Prime + Probe

Summer School on real-world crypto and privacy, Šibenik (Croatia), June 11–15, 2018

Cache-based Side-Channel Attacks
Prime + Probe



Cache-based Side-Channel Attacks
Prime + Probe



Cache-based Side-Channel Attacks
Prime + Probe



Cache-based Side-Channel Attacks
Prime + Probe



Cache-based Side-Channel Attacks
Prime + Probe



Side-Channel Attacker Challenge: Noise

- "Classical" scenario: unprivileged attacker
- OS* is not collaborating with the attacker
  - OS can directly access process memory containing the victim's secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



*OS: Operating System and any other privileged system software

Side-Channel Attacker Challenge: Noise

- "Classical" scenario: unprivileged attacker
- OS* is not collaborating with the attacker
  - OS can directly access process memory containing the victim's secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



*OS: Operating System and any other privileged system software

Side-Channel Attacker Challenge: Noise

- "Classical" scenario: unprivileged attacker
- OS* is not collaborating with the attacker
  - OS can directly access process memory containing the victim's secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



*OS: Operating System and any other privileged system software

Side-Channel Attacker Challenge: Noise

- "Classical" scenario: unprivileged attacker
- OS* is not collaborating with the attacker
  - OS can directly access process memory containing the victim's secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



*OS: Operating System and any other privileged system software

Side-Channel Attacker Challenge: Noise

- "Classical" scenario: unprivileged attacker
- OS* is not collaborating with the attacker
  - OS can directly access process memory containing the victim's secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



*OS: Operating System and any other privileged system software

Side-Channel Attacker Challenge: Noise

- "Classical" scenario: unprivileged attacker
- OS* is not collaborating with the attacker
  - OS can directly access process memory containing the victim's secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



*OS: Operating System and any other privileged system software

Cache Attacks on SGX



EPC: Enclave Page Cache
SMT: Simultaneous Multithreading

Cache Attacks on SGX



EPC: Enclave Page Cache
SMT: Simultaneous Multithreading

Cache Attacks on SGX



EPC: Enclave Page Cache
SMT: Simultaneous Multithreading

Cache Attacks on SGX



EPC: Enclave Page Cache
SMT: Simultaneous Multithreading

Cache Attacks on SGX



EPC: Enclave Page Cache
SMT: Simultaneous Multithreading

Cache Attacks on SGX



EPC: Enclave Page Cache
SMT: Simultaneous Multithreading

SGX Side-Channel Attacks Comparison

	Attack Type	Observed Cache	Interrupting Victim	Cache Eviction Measurement	Attacker Code	Attacked Victim
Lee et al.	Branch Shadowing	BTB / LBR	Yes	Execution Timing	OS	RSA & SVM classifier
Moghimi et al.	Prime + Probe	L1(D)	Yes	Access timing	OS	AES
Götzfried et al.	Prime + Probe	L1(D)	No	PCM	OS	AES
Our Attack	Prime + Probe	L1(D)	No	PCM	OS	RSA & Genome Sequencing
Schwarz et al.	Prime + Probe	L3	No	Counting Thread	Enclave	AES

PCM: Performance Counter Monitor BTB: Branch Target Buffer LBR: Last Branch Record

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Our Attack [Brasser et al., WOOT'17]



Prime+Probe attack using L1 data cache

- Eviction detection using Performance Counter Monitor (L1D_REPLACEMENT)
- Anti Side-Channel Interference (ASCI) not effective, monitoring cache events of attacker possible

PCM: Performance Counter Monitor
SMT: Simultaneous Multithreading
APIC: Advanced Programmable Interrupt Controller

Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



Spatial vs. Temporal Resolution



CYSEC
Cybersecurity
TU Darmstadt

Our Attack Use-Cases

Extracting 2048-bit RSA decryption key



[arXiv:1702.07521]

Extracting genome sequences

Genome Sequencing



Genome Sequencing



Genome Sequencing

Genome Analysis Enclave (e.g. PRIMEX)

Pre-processing

- Split input into sub-sequences (k-mer)
- Store k-mer positions in hash-table

Analysis

- Statistical analysis, e.g., to identify correlation in the data

Attacker's goal: Identify k-mer sequences in the input string, allowing the identification of individuals

Observe hash-table

Genome Sequencing

Attacker's goal: Identify k-mer sequences in the input string, allowing the identification of individuals

Genome Analysis Enclave (e.g. PRIMEX)

Pre-processing

- Split input into sub-sequences (k-mer)
- Store k-mer positions in hash-table

Analysis

- Statistical analysis, e.g., to identify correlation in the data

Encrypted Genome Sequence

Observe hash-table

ATCGATCGATCG…

Human Genome

- Nucleobases
  - Adenine (A)
  - Cytosine (C)
  - Guanine (G)
  - Thymine (T)
- Microsatellite
  - Forensic analysis
  - Genetic fingerprinting
  - Kinship analysis

Genome Preprocessing



Genome Preprocessing



Genome Preprocessing



Genome Preprocessing



Genome Preprocessing



- Hash table access pattern
  - Hash table entry 8 bytes
  - Cache line size 64 bytes
  - Collisions
- Genome unstructured
- Microsatellites structured

```
TTGACCCACTGAATCACGTCTGACCGCGCGTACGCGGTCACTTGC
GGTGCCGTTTTCTTTGTTACCGACGACCGACCAGCGACAGCCACC
GCGCGCTCACTGCCACCAAAAGAGTCATATCGATCGATCGATCGA
TCGATCGATCGATCGATCGATCGATCGATCGATCGATCGATCGAT
CATCACAGCCGACCAGTTTCTGGAACGTTCCCGATACTGGAACGG
TCCTAATGCAGTATCCCACCCTCCTTCCATCGACGCCAGTCGAAT
CACGCCGCCAGCCACCGTCCGCCAGCCGGCCAGAATACCGATGAC
TCGGCGGTCTCGTGTCGGTGCCGGCCTCGCAGCCATTGTACTGGC
CCTGGCCGCAGTGTCGGCTGCCGCTCCGATTGCCGGGGCGCAGTC
CGCCGGCAGCGGTGCGGTCTCAGTCACCATCGGCGACGTGGACGT
CTCGCCTGCGAACCCAACCACGGGCACGCAGGTGTTGATCACCCC
```

Microsatellites and Processed k-mers



The microsatellite will activate cache lines 2, 4, 5 and 0 repeatedly

Genome Sequencing Attack Results

- Monitor cache lines associated to satellite
- High activity in cache lines reveal occurrence of satellite in input string



SGX Side Channels & Defenses



SGX Specific Side-Channel Defenses Using TSX

- Intel TSX is a hardware mechanism to allow synchronous memory transactions
- TSX is **not** available on all SGX-enable processors

T-SGX: Uses TSX to detect enclave interrupt [Shih et al., NDSS'17]

Cloak: Prime cache before accessing sensitive data [Schuster et al., USENIX 2017]

Déjà Vu : Uses TSX to detect enclave slowdown [Chen et al., AsiaCCS'17]



TSX: Transactional Synchronization Extensions

General Hardware-based Side-Channel Defenses

Temporal cache isolation



Cache partitioning / coloring



Randomized cache mappings



General Hardware-based Side-Channel Defenses

Temporal cache isolation



Problems

- Ineffective on SMT-enabled systems

Cache partitioning / coloring



Problems

- Reduces the amount of cache available to individual software

Rand pings

Problems

- Frequency analysis for randomization secret



General Software-only Side-Channel Defenses

Side-channel resilient software design

Monitoring for attack effects

Oblivious execution / ORAM



General Software-only Side-Channel Defenses

Side-channel resilient software design

Problems

- Not applicable to all applications
- Manual software hardening required

Monitoring for attack effects

Problems

- Requires privileged entity (not available in SGX model)

Obliv RAM

Problems

- Too inefficient, ORAM metadata needs to be protected as well

While(leak) { add_ORAM_layer(); }



While(leak) { add_ORAM_layer(); }



While(leak) { add_ORAM_layer(); }



While(leak) { add_ORAM_layer(); }



While(leak) { add_ORAM_layer(); }



While(leak) { add_ORAM_layer(); }



Summary: SGX – All Problems Solved?

- Side channels more drastic than originally thought
- Current add-on defenses not practical or effective
- Academic research solutions mostly not deployed
- Generic software-only side-channel defenses required
  - No security expertise of enclave developers (no annotations)
  - Hardware extensions/features not available in *all* SGX CPUs

CYSEC
Cybersecurity
TU Darmstadt

Our Current Work: Generic Software-only Side-Channel Defenses

Our Current Work: Software-based Side-Channel Mitigations

[Brasser et al., DR. SGX: Hardening SGX Enclaves against Cache Attacks with Data Location Randomization, ArXiv]



Our Current Work: Software-based Side-Channel Mitigations

[Brasser et al., DR. SGX: Hardening SGX Enclaves against Cache Attacks with Data Location Randomization, ArXiv]



Our Current Work: Software-based Side-Channel Mitigations

[Brasser et al., DR. SGX: Hardening SGX Enclaves against Cache Attacks with Data Location Randomization, ArXiv]



DR.SGX Re-randomization



CYSEC
Cybersecurity
TU Darmstadt

Meltdown and Spectre

CYSEC
Cybersecurity
TU Darmstadt

So, you might have noticed...



CYSEC
Cybersecurity
TU Darmstadt

So, you might have noticed...


ARCH

The New York Times

Apple Goes Deeper Into La La Land With Damien Chazelle Project

Airbnb Names First Independent Board Member

TECH WE'RE USING
Using Drones and Netflix in the Andes, but Sidestepping Google Maps

The Remote Control, Control: Why à la Car Is Too Much for a Trel

TECHNOLOGY

Researchers Discover Two Major Flaws in the World's Computers

查看简体中文版 | 查看繁體中文版 | Leer en español

By CADE METZ and NICOLE PERLROTH JAN. 3, 2018

So, you might have noticed...

ARCH

The New York Times

Apple Goes Deeper Into La La Land With Damien Chazelle Project

Airbnb Names First Independent Board Member

TECH WE'RE USING

Using Drones and Netflix in the Andes, but Sidestepping Google Maps

TECHNOLOGY

Researchers Discover Two Major Flaws in the World's

查看简体中文版 | 查看繁體中文版 | Leer en español

By CADE METZ and NICOLE PERLROTH JAN. 3, 2018

the INQUIRER

rtificial Intelligence Internet of Things Open Source Hardware Software

Intel, ARM and AMD all affected by security-bypassing, kernel-bothering CPU bugs

Fixes exist but it looks like fundamental processor designs are borked

Intel, ARM and AMD all affected by Meltdown and Spectre security-bypassing CPU design flaw

MELTDOWN COULD BE IMMINENT for the central processor unit (CPU) world as **the security flaw that affects Intel chips** has been found to blight other slices of silicon.

CYSEC
Cybersecurity
TU Darmstadt

So, you might have noticed...

WIRED A Critical Intel Flaw Breaks Basic Security for Most SUBSCRIBE

BUSINESS CULTURE DESIGN GEAR SCIENCE SECURITY TRANSPORTATION

ANDY GREENBERG SECURITY 01.03.18 03:00 PM

A CRITICAL INTEL FLAW BREAKS BASIC SECURITY FOR MOST COMPUTERS

ARCH The New York Times

Apple Goes Deeper Into La La Land With Damien Chazelle Project

Airbnb Names First Independent Board Member

TECH WE'RE USING
Using Drones and Netflix in the Andes, but Sidestepping Google Maps

TECHNOLOGY

Researchers Discover Two Major Flaws in the World's

查看简体中文版 | 查看繁體中文版 | Leer en español

By CADE METZ and NICOLE PERLROTH JAN. 3, 2018

Intel, ARM and AMD all affected by Meltdown and Spectre security-bypassing CPU design flaw

MELTDOWN COULD BE IMMINENT for the central processor unit (CPU) world as **the security flaw that affects Intel chips** has been found to blight other slices of silicon.

CYSEC
Cybersecurity
TU Darmstadt

So, you might have noticed...

WIRED A Critical Intel Flaw Breaks Basic Security for Most SUBSCRIBE

BUSINESS CULTURE DESIGN GEAR SCIENCE SECURITY TRANSPORTATION

ANDY GREENBERG SECURITY 01.03.18 03:00 PM

A CRITICAL INTEL FLAW BREAKS BASIC SECURITY FOR MOST COMPUTERS

International edition

The Guardian

Meltdown and Spectre: 'worst ever' CPU bugs affect virtually all computers

ARCH The New York Times

Apple Goes Deeper Into La La Land With Damien Chazelle Project

Airbnb Names First Independent Board Member

TECH WE'RE USING
Using Drones and Netflix in the Andes, but Sidestepping Google Maps

TECHNOLOGY

Researchers Discover Two Major Flaws in the World's

查看简体中文版 | 查看繁體中文版 | Leer en español

By CADE METZ and NICOLE PERLROTH JAN. 3, 2018

Intel, ARM and AMD all affected by Meltdown and Spectre security-bypassing CPU design flaw

MELTDOWN COULD BE IMMINENT for the central processor unit (CPU) world as **the security flaw that affects Intel chips** has been found to blight other slices of silicon.

Three Attacks

- CVE-2017-5754 (aka. *Meltdown*)
  - Exploits rogue data-cache loads **during speculative execution**
- CVE-2017-5753 (aka. *Spectre*)
  - Exploits bounds-check bypasses **during speculative execution**
- CVE-2017-5715 (aka. *Spectre*)
  - Exploits branch-target injection **during speculative execution**

CYSEC
Cybersecurity
TU Darmstadt

~~Intel Inside~~ Bug inside *Speculative Execution!*

Speculative Execution? Sounds fishy..

And what is a processor anyways?

Input:

Data:
17
42

Code:
```
READ 0xA
READ 0xB
ADD
WRITE 0xA
```

Processor:



Speculative Execution? Sounds fishy..

And what is a processor anyways?



Speculative Execution? Sounds fishy..

And what is a processor anyways?



Speculative Execution? Sounds fishy..

And what is a processor anyways?



Speculative Execution? Sounds fishy..

And what is a processor anyways?



Speculative Execution? Sounds fishy..

And what is a processor anyways?



Speculative Execution? Sounds fishy..

And what is a processor anyways?



Some operations are SLOOOOOOOW

- Two read operations can easily stall the CPU for more than 100ns
- An integer addition takes two orders of magnitude less time (~1ns)
- So, in the time domain the execution looks like this:
- **Processor does *NOTHING* for 100ns!**



Optimizing for Performance..

Instruction Stream:



Out-of-Order Execution:



Optimizing for Performance..

Instruction Stream:



Out-of-Order Execution:



Optimizing for Performance..

Instruction Stream:



Out-of-Order Execution:



Optimizing for Performance..

Instruction Stream:



Out-of-Order Execution:



Optimizing for Performance..

Instruction Stream:



Out-of-Order Execution:



Optimizing for Performance..

Instruction Stream:



Out-of-Order Execution:



To Boost Performance Modern Processors Execute Instructions *Out-of-Order*!

..what if it does not work?

Instruction Stream:



Out-of-Order Execution:



..what if it does not work?

Instruction Stream:



Out-of-Order Execution:



..what if it does not work?

Instruction Stream:



Out-of-Order Execution:



..what if it does not work?

Instruction Stream:



Out-of-Order Execution:



..what if it does not work?

Instruction Stream:



In Order Execution:



Only *correct* optimizations are commited!

Out-of-Order vs. *Speculative* Execution

- If the instruction that is re-ordered is a **branching instruction**, the resulting Out-of-Order stream is called *Speculative Execution*



- Many processors **do not** optimize this
- Bigger processors invest a lot of work into optimizing branches!
- Simple optimization:
  - Always execute both branches
  - *only commit the correct one*

What could possibly go wrong?



What could possibly go wrong?



What could possibly go wrong?



What could possibly go wrong?



What could possibly go wrong?



What could possibly go wrong?



What could possibly go wrong?

OoO-Processor:

Cache:

0x70:	00 00 00 00
0x74:	00 00 00 00
0x78:	00 00 00 00
0x7C:	1F 20 2A 2B

Code:

```
MOV $ebx, [0x8]
TEST $ebx, $ebx
JE Code
MOV 0x70, [0x70+$ebx]
```

OS Memory:

0A 0B 0C 0D	:0x0
0E 0F 10 1A	:0x4
00 00 00 0C	:0x8
1F 20 2A 2B	:0xC

User Memory:

0A 0B 0C 0D	:0x70
0E 0F 10 1A	:0x74
1B 1C 1D 1E	:0x78
1F 20 2A 2B	:0x7C



Rollback!

Access not allowed, stupid!

What could possibly go wrong?

OoO-Processor:

Cache:

0x70:	00 00 00 00
0x74:	00 00 00 00
0x78:	00 00 00 00
0x7C:	1F 20 2A 2B

Code:

```
MOV $ebx, [0x8]
TEST $ebx, $ebx
JE Code
MOV 0x70, [0x70+$ebx]
```

OS Memory:

0A 0B 0C 0D	:0x0
0E 0F 10 1A	:0x4
00 00 00 0C	:0x8
1F 20 2A 2B	:0xC

User Memory:

0A 0B 0C 0D	:0x70
0E 0F 10 1A	:0x74
1B 1C 1D 1E	:0x78
1F 20 2A 2B	:0x7C



OS memory is none of your business!

EXCEPTION

What could possibly go wrong?





What could possibly go wrong?

Cache:

0x70:	00 00 00 00
0x74:	00 00 00 00
0x78:	00 00 00 00
0x7C:	1F 20 2A 2B

[FLUSH+RELOAD]

Code:

```
MOV $ebx, [0x8]
TEST $ebx, $ebx
JE Code
MOV 0x70, [0x70+$ebx]
```

- well well what do we have here..
- Memory access happened at 0x7C
- Actually, my start address was 0x70
- The value at 0x8 must have been:

0x7C-0x70 = 0x0C!

OS Memory:

0A 0B 0C 0D	:0x0
0E 0F 10 1A	:0x4
00 00 00 0C	:0x8
1F 20 2A 2B	:0xC

User Memory:

0A 0B 0C 0D	:0x70
0E 0F 10 1A	:0x74
1B 1C 1D 1E	:0x78
1F 20 2A 2B	:0x7C